We report on the fabrication and electrical characteristics of zinc-oxide (ZnO) based metal-insulator-semiconductor (MIS) type Schottky barrier diodes (SBHs). ZnO thin layer on the p-type silicon substrate was fabricated by atomic layer deposition (ALD). The structure and surface properties of the thin film were characterized by X-ray diffraction (XRD), atomic force microscope (AFM) and secondary ion mass spectrometer (SIMS). The current-voltage (I-V) characteristics of Al/ALD-grown ZnO/p-Si diodes were measured under dark at room temperature. The electrical parameters such as ideality factor (n), series resistance (R s ) and barrier height ( b ) of the diodes were analyzed using standard thermionic emission (TE) theory, Norde and Cheung method. The barrier height value obtained from I-V and Cheung method was found to be 0.73 eV and 0.76 eV, respectively. The interface state density (Dit) of the diodes was determined from the I-V characteristics. The nonideal behavior of measured parameters suggested the presence of interface states. The obtained results showed that the prepared diode can be used for NIR Schottky photodetector applications.
Introduction
Zinc oxide (ZnO), which has excellent electronic and optoelectronic properties such as high dielectric constant, high thermal stability, large saturation velocity, wide band gap (3.37eV) and high exciton binding energy (60 MeV), is one of the most used materials. Zinc oxide is an n-type semiconductor and a transparent conductive oxide [1] . Because of these excellent properties, Zinc oxide is used applications such as solar cells, biosensors, gas sensors, optoelectronic devices, transducers [2] [3] [4] [5] , liquid crystals display, light emitting diodes [6] , visible light and UV photo-detectors [7, 8] . ZnO layers have been grown by using different deposition techniques such as sol-gel, spin coating method [9] , reactive evaporation [10] , chemical vapor deposition (CVD) [11] , magnetron sputtering [12] , and atomic layer deposition (ALD) [13] . In the recent years, there has remarkable interest to deposit ZnO thin films using atomic layer deposition. ALD is the special type of chemical vapor deposition technique which is based on sequential self-limiting surface reactions. Compared to other CVD technique, precursors are introduced to the surface at separate cycles. During each cycle, saturation of the precursor on the surface occurs and this results in a self-limiting growth [14] . This technique can produce suitable surfaces with high precision at the atomic scale and control sensitive film thickness. For this reason, it is a production technique that provides great advantages in thin film technology [15] . The ALD method allows high-quality thin films to be produced at low temperatures because the precursors of the gas phase can be held on the surface without going out to very high temperatures [16] . In ALD technique, the reactions reach saturation after forming a single atomic layer. This provides accurate, precise and easy thickness control and homogeneous coating. The film thickness depends only on the number of reaction cycles. In this way, it is possible to conformal coat even the most challenging geometric shaped surfaces. ALD is a perfect method for depositing thin films with 3D structures. The ALD technique has high performance in the 3D aspect in high/ aspect ratio [17] . ALD is very compatible substrate surface. ALD has many features such as reproducibility, good film density, low-temperature growth, uses very reactive precursors [18] [19] [20] . ALD-grown ZnO is shown a great potential for various nano-electronic device applications such as dynamic random access memory (DRAM), high-k gate dielectrics for CMOS, multilayer capacitors, organic light emitting diode (OLED layers), optical filters, integrated optics, transparent conductive oxide (TCOS) layer used thin film solar cells and photo-detectors, photonic crystals, atomic force microscope tips, nanotubes, nano-rods and nano-dots [18] [19] [20] [21] [22] .
In this study, ZnO layer was deposited on p-type Si by using the ALD technique to prepare high-quality Al/ALD-grown ZnO/p-Si Schottky diodes. The MIS type diode was analyzed by using XRD, AFM, and SIMS. The current-voltage (I-V) characteristics were measured under dark and at room temperature. The ideality factor (n), series resistance (R s ), barrier height ( b ) of the prepared diodes were analyzed by using standard thermionic emission (TE) theory, Norde's function and Cheung methods.
Experimental
In this work, we used p-type Si (100) wafer which had 380 µm thickness and 1-10 Ωcm resistivity as the substrates. Before processing the wafer, Radio Corporation of America (RCA) cleaning procedures were applied for removing organic residues from p-type Si wafer [23] . In order to form an ohmic contact, Al (99.999%) metal was deposited on the unpolished back surface of the wafer with a thickness of 124 nm by using sputtering systems at 500˚C under 4.7 x 10 -6 Torr pressure condition. After the wafer was annealed at 500˚C for 10 min to dope aluminum into the back surface of the wafer, again, the back surface of the wafer was coated by Al with a thickness of 124 nm at room temperature for completing ohmic contact. ZnO was deposited on the polished p-type Si (100) wafer by using ALD (Okyay Nanotech) at a low substrate temperature of 170 °C. ZnO deposition was performed for 125 cycles to achieve a layer thickness of 16 nm at a growth rate of 1.2 cycle. Diethylzinc (Zn(C 2 H 5 ) 2 (DEZ)) and H 2 O were used as precursor materials of ZnO. Nitrogen (%99.999) was used as a carrier and cleaning gas with a flow rate of 7 sscm to separate precursor cycles. System pressure is 2.72 x10 -1 Torr, circle inner temperature is 170 ˚C and precursive temperatures is 150 ˚C. One ZnO ALD cycle consists of 100 ms DEZ pulse, 20 s N 2 purge, 15 ms H 2 O pulse and 10 s N 2 purge, respectively. Later, the high purity (~ 99.999%) of 128 nm thick Al dots by using the mask with the shape of circular dots of 1.5 mm in diameter to rectify contacts were deposited the ZnO layer at room temperature by using the sputtering technique at 7.06x10 -6 Torr. The schematic representation of the obtained Al/ALD-grown ZnO/p-Si Schottky barrier diode is seen in Fig.1 .
Results and Discussion

Surface morphology and depth profile
The surface structure of the ZnO films was clarified by using a high performance atomic force microscope (AFM) (Nano Magnetics Instruments Ltd., Oxford, UK) by dynamic mode scanning at room temperature (RT). The scanning speed was set at 1 μm s, and the area of 3 × 3 μm 2 was scanned. 
Electrical properties of Al/ ALD-grown ZnO /p-Si Schottky barrier
Firstly, the electrical characteristics of Al/ ALD-grown ZnO/p-Si Schottky barrier diodes have been examined by using the standard thermionic emission (TE) theory. According to the TE theory, relation between forward bias voltage (V>3kT/q) and current through a Schottky diode is given [24] . It is thus easy to understand in Fig. 4 , the I-V characteristics of Al/ALD-grown ZnO/p-Si structure show perfect rectifying behavior although low leakage. The reason of rising to the curvature at high currents in the semi-logarithmic ln(I)-V characteristics is that the current curve in the forward bias region becomes dominated by series resistance from contact wires or bulk resistance of MIS structures. Therefore, the values of series resistance were calculated by using Norde's and Cheung methods.
In this study, we used the modified Norde's function method suggested by Norde to determine the value of series resistance and barrier height. According to this method, the applied voltage is greater than 3kT/q like TE theory. In case of ideal Schottky barrier diode with n=1, Norde's function F(V) can be described by the following equation [25] . 
By using Eq (6) and (7), the obtained series resistance and barrier height values of D1, D2 and D3 diodes were given in Table 1 .
Rs is significant in the linear region that is the downward curvature of the forward bias I-V characteristics, however, the other two parameters that are n and ϕ b , are significant in both the non-linear and linear regions of I-V characteristics. The values of n, ϕ b , and Rs were calculated by using a method that developed by S.K. Cheung and N.W Cheung [26] . Downward curvature of the forward bias I-V characteristics may be due to the fact that effect of interface states. The density distribution profile of the interface state (D it ) in equilibrium with semiconductor can high-performance by using the forward bias I-V curves.
In case of the presence of interfacial insulator layer and interface states, the voltage-dependent of the barrier height is determined as ) (
where ϕ e ,  are the effective of barrier height, the voltage coefficient of the effective of barrier height, respectively. The voltage-dependent of ϕ e is described by
According to Card and Rhoderick [28, 29] , D it versus E ss -E v for p-type semiconductor barrier diode can be given as
where =16 nm is the thickness of the interfacial insulator. ε s = 11. states as a function for D1, D2 and D3 diodes were calculated by using Eq. (13) and (14) .
For p-type semiconductors, the energy of the E ss with respect to the top of valence band at the surface of semiconductor is described by the following equation,
The obtained energy dependent distributions of interface states were given in Fig.7 .
These values are suitable for a semiconductor as described in the literature. Fig.7 
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